

## Process C1202 CMOS 1.2μm Analog Mixed Mode

## **Electrical Characteristics**

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	VT <sub>N</sub>	0.55	0.75	0.95	V	100x1.2μm
Body Factor	$\gamma_{N}$		0.34		V1/2	100x1.2μm
Conduction Factor	βN	64	75	86	$\mu$ A/V <sup>2</sup>	100x100μm
Effective Channel Length	Leff <sub>N</sub>	0.8	1.0	1.2	μm	100x1.2μm
Width Encroachment	$\Delta W_N$		0.6		μm	Per side
Punch Through Voltage	BVDSS <sub>N</sub>	9			V	
Poly Field Threshold	VTF <sub>P(N)</sub>	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	VT <sub>P</sub>	-0.7	-0.9	-1.1	V	100x1.2μm
Body Factor	$\gamma_{P}$		0.38		V1/2	100x1.2μm
Conduction Factor	βР	21	25	29	$\mu$ A/V <sup>2</sup>	100x100μm
Effective Channel Length	Leff <sub>P</sub>	0.9	1.1	1.3	μm	100x1.2μm
Width Encroachment	$\Delta W_P$		0.8		μm	Per side
Punch Through Voltage	BVDSS <sub>P</sub>	-9			V	
Poly Field Threshold Voltage	VTF <sub>P(P)</sub>	-10			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{\text{N-well(f)}}$	0.6	1.0	1.3	KΩ/□	n-well
N+ Sheet Resistance	$\rho_{N+}$	20	35	50	$\Omega/\Box$	
N+ Junction Depth	X <sub>jN+</sub>		0.35		μm	
P+ Sheet Resistance	ρ <sub>P+</sub>	50	75	100	$\Omega/\Box$	
P+ Junction Depth	X <sub>jP+</sub>		0.35		μm	
Gate Oxide Thickness	T <sub>GOX</sub>		24		nm	
Field Oxide Thickness	T <sub>FIELD</sub>		800		nm	
Gate Poly Sheet Res.	$\rho_{POLY2}$	15	22	30	$\Omega/\Box$	
Bottom Poly Sheet Res.	ρ <sub>POLY1</sub>		35		$\Omega/\Box$	
Metal-1 Sheet Resistance	$\rho_{M1}$		50		mΩ/□	
Metal-2 Sheet Resistance	$\rho_{M2}$		30		$m\Omega/\square$	
Passivation Thickness	T <sub>PASS</sub>		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	Cox	1.28	1.38	1.58	fF/μm²	
Metal-1 to Poly1	См1Р		0.057		fF/μm²	
Metal-1 to Silicon	C <sub>M1S</sub>		0.028		fF/μm²	
Metal-2 to Metal-1	Смм		0.035		fF/μm²	
Poly-1 to Poly-2	C <sub>P1P2</sub>	0.68	0.86	1.03	fF/μm <sup>2</sup>	


© Daily Silver IMP

## **Process C1202**


## **Physical Characteristics**


Starting Material	EPI P <100>	N+/P+ Width/Space	2.5 / 2.0μm
Starting Mat. Resistivity	7 - 8.5 Ω-cm	N+ To P+ Space	9.0µm
Typ. Operating Voltage	5V	Contact To Poly Space	1.5μm
Well Type	N-well	Contact Overlap Of Diffusion	1.0µm
Metal Layers	2	Contact Overlap Of Poly	1.0μm
Poly Layers	2	Metal-1 Overlap Of Contact	1.0µm
Contact Size	1.5x1.5μm	Metal-1 Overlap Of Via	1.0μm
Via Size	1.5x1.5μm	Metal-2 Overlap Of Via	1.0μm
Metal-1 Width/Space	2.5 / 1.5μm	Minimum Pad Opening	65x65μm
Metal-2 Width/Space	2.5 / 1.5μm	Minimum Pad-to-Pad Spacing	5.0μm
Gate Poly Width/Space	1.5 / 2.0μm	Minimum Pad Pitch	80.0μm

Special Feature of C1202 Process: CMOS 1.2  $\mu$ m technology with 2 levels of metal and Poly-to-Poly capacitors for analog applications.



Cross-sectional view of the MxCMOS 1.2 process





34 C1202