

Process C1215

CMOS 1.2 μ m

Low Threshold Devices

Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_N}	0.3	0.475	0.65	V	100x1.2 μ m
Body Factor	γ_N	0.29	0.36	0.44	$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_N	75	90	105	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_N}	0.8	1.0	1.2	μ m	100x1.2 μ m
Width Encroachment	ΔW_N		0.6		μ m	Per side
Punch Through Voltage	$BVDSS_N$	9			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	V_{T_P}	-0.3	-0.475	-0.65	V	100x1.2 μ m
Body Factor	γ_P	0.4	0.5	0.7	$V^{1/2}$	100x1.2 μ m
Conduction Factor	β_P	18	23	28	$\mu A/V^2$	100x100 μ m
Effective Channel Length	L_{eff_P}	0.9	1.1	1.3	μ m	100x1.2 μ m
Width Encroachment	ΔW_P		0.8		μ m	Per side
Punch Through Voltage	$BVDSS_P$	-9.0			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-10.0			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.8	1.4	2.0	$K\Omega/\square$	n-well
N+ Sheet Resistance	ρ_{N+}	20	35	50	Ω/\square	
N+ Junction Depth	X_{jN+}		0.35		μ m	
P+ Sheet Resistance	ρ_{P+}	50	75	100	Ω/\square	
P+ Junction Depth	X_{jP+}		0.35		μ m	
Gate Oxide Thickness	T_{GOX}		24		nm	
Field Oxide Thickness	T_{FIELD}		800		nm	
Gate Poly Sheet Resistance	ρ_{POLY1}	15	22	30	Ω/\square	
Top Poly Sheet Resistance	ρ_{POLY2}		35		Ω/\square	
Metal-1 Sheet Resistance	ρ_{M1}		50		$m\Omega/\square$	
Metal-2 Sheet Resistance	ρ_{M2}		30		$m\Omega/\square$	
Passivation Thickness	T_{PASS}		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	C_{OX}	1.28	1.38	1.58	fF/ μ m ²	
Metal-1 to Poly-1	C_{M1P}		0.046		fF/ μ m ²	
Metal-1 to Silicon	C_{M1S}		0.028		fF/ μ m ²	
Metal-2 to Metal-1	C_{MM}		0.035		fF/ μ m ²	
Poly-1 to Poly-2	C_{P1P2}	0.69	0.86	1.03	fF/ μ m ²	

Process C1215

Physical Characteristics

Starting Material	P <100>	N+/P+ Width/Space	2.5 / 2.0 μ m
Starting Mat. Resistivity	25 - 50 Ω -cm	N+ To P+ Space	9.0 μ m
Max Operating Voltage	3V-5V	Contact To Poly Space	1.5 μ m
Well Type	N-well	Contact Overlap Of Diffusion	1.0 μ m
Metal Layers	2	Contact Overlap Of Poly	1.0 μ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 μ m
Contact Size	1.5x1.5 μ m	Metal-1 Overlap Of Via	1.0 μ m
Via Size	1.5x1.5 μ m	Metal-2 Overlap Of Via	1.0 μ m
Metal-1 Width/Space	2.5 / 1.5 μ m	Minimum Pad Opening	65x65 μ m
Metal-2 Width/Space	2.5 / 1.5 μ m	Minimum Pad-to-Pad Spacing	5.0 μ m
Gate Poly Width/Space	1.5 / 2.0 μ m	Minimum Pad Pitch	80.0 μ m

Special Feature of C1215 Process: Low threshold n- and p-channel transistors in CMOS 1.2 μ m technology.