

## Process C1215 CMOS 1.2μm Low Threshold Devices

## **Electrical Characteristics**

				T=25°C	Unless ot	herwise noted
N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	VT <sub>N</sub>	0.3	0.475	0.65	V	100x1.2µm
Body Factor	γ <sub>N</sub>	0.29	0.36	0.44	V <sup>1/2</sup>	100x1.2µm
Conduction Factor	βΝ	75	90	105	μA/V²	100x100µm
Effective Channel Length	Leff <sub>N</sub>	0.8	1.0	1.2	μm	100x1.2µm
Width Encroachment	$\Delta W_N$		0.6		μm	Per side
Punch Through Voltage	BVDSS <sub>N</sub>	9			V	
Poly Field Threshold Voltage	VTF <sub>P(N)</sub>	10			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	VTP	-0.3	-0.475	-0.65	V	100x1.2µm
Body Factor	γ <sub>P</sub>	0.4	0.5	0.7	V <sup>1/2</sup>	100x1.2µm
Conduction Factor	βP	18	23	28	μA/V²	100x100µm
Effective Channel Length	Leff <sub>P</sub>	0.9	1.1	1.3	μm	100x1.2µm
Width Encroachment	$\Delta W_P$		0.8		μm	Per side
Punch Through Voltage	BVDSS <sub>P</sub>	-9.0			V	
Poly Field Threshold Voltage	VTF <sub>P(P)</sub>	-10.0			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	0.8	1.4	2.0	KΩ/□	n-well
N+ Sheet Resistance	ρ <sub>N+</sub>	20	35	50	$\Omega/\Box$	
N+ Junction Depth	X <sub>jN+</sub>		0.35		μm	
P+ Sheet Resistance	$\rho_{P+}$	50	75	100	$\Omega/\Box$	
P+ Junction Depth	X <sub>jP+</sub>		0.35		μm	
Gate Oxide Thickness	T <sub>GOX</sub>		24		nm	
Field Oxide Thickness	T <sub>FIELD</sub>		800		nm	
Gate Poly Sheet Resistance	$\rho_{POLY1}$	15	22	30	$\Omega/\Box$	
Top Poly Sheet Reistance	$\rho_{POLY2}$		35		$\Omega/\Box$	
Metal-1 Sheet Resistance	$\rho_{M1}$		50		mΩ/□	
Metal-2 Sheet Resistance	ρ <sub>M2</sub>		30		mΩ/□	
Passivation Thickness	TPASS		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	Cox	1.28	1.38	1.58	fF/μm²	
Metal-1 to Poly-1	C <sub>M1P</sub>		0.046		fF/μm²	
Metal-1 to Silicon	C <sub>M1S</sub>		0.028		fF/μm²	
Metal-2 to Metal-1	Смм		0.035		fF/μm²	
Poly-1 to Poly-2	C <sub>P1P2</sub>	0.69	0.86	1.03	fF/μm²	

## Process C1215

Starting Material	P <100>	N+/P+ Width/Space	2.5 / 2.0μm
Starting Mat. Resistivity	25 - 50 Ω-cm	N+ To P+ Space	9.0µm
Max Operating Voltage	3V-5V	Contact To Poly Space	1.5µm
Well Type	N-well	Contact Overlap Of Diffusion	1.0µm
Metal Layers	2	Contact Overlap Of Poly	1.0µm
Poly Layers	2	Metal-1 Overlap Of Contact	1.0µm
Contact Size	1.5x1.5µm	Metal-1 Overlap Of Via	1.0µm
Via Size	1.5x1.5µm	Metal-2 Overlap Of Via	1.0µm
Metal-1 Width/Space	2.5 / 1.5µm	Minimum Pad Opening	65x65µm
Metal-2 Width/Space	2.5 / 1.5µm	Minimum Pad-to-Pad Spacing	5.0µm
Gate Poly Width/Space	1.5 / 2.0μm	Minimum Pad Pitch	80.0µm

## **Physical Characteristics**

Special Feature of C1215 Process: Low threshold n- and p-channel transistors in CMOS 1.2  $\mu m$  technology.