

# Process C1216

## CMOS 1.2 $\mu$ m

### 15 Volt Operation

## Electrical Characteristics

T=25°C Unless otherwise noted

| N-Channel Transistor         | Symbol       | Minimum | Typical | Maximum | Unit        | Comments        |
|------------------------------|--------------|---------|---------|---------|-------------|-----------------|
| Threshold Voltage            | $V_{T_N}$    | 0.75    | 0.95    | 1.15    | V           | 100x1.5 $\mu$ m |
| Body Factor                  | $\gamma_N$   |         | 0.81    |         | $V^{1/2}$   | 100x1.5 $\mu$ m |
| Conduction Factor            | $\beta_N$    | 37      | 46      | 55      | $\mu A/V^2$ | 100x100 $\mu$ m |
| Effective Channel Length     | $L_{effN}$   |         | 1.35    | 2       | $\mu$ m     | 100x1.5 $\mu$ m |
| Width Encroachment           | $\Delta W_N$ |         | 0.665   |         | $\mu$ m     | Per side        |
| Punch Through Voltage        | $BVDSS_N$    | 18      | 21      |         | V           |                 |
| Poly Field Threshold Voltage | $VTF_{P(N)}$ | 18      | 20      |         | V           |                 |

| P-Channel Transistor         | Symbol       | Minimum | Typical | Maximum | Unit        | Comments        |
|------------------------------|--------------|---------|---------|---------|-------------|-----------------|
| Threshold Voltage            | $V_{T_P}$    | -0.80   | -1.00   | -1.20   | V           | 100x1.2 $\mu$ m |
| Body Factor                  | $\gamma_P$   |         | 0.65    |         | $V^{1/2}$   | 100x1.2 $\mu$ m |
| Conduction Factor            | $\beta_P$    | 11      | 15      | 20      | $\mu A/V^2$ | 100x100 $\mu$ m |
| Effective Channel Length     | $L_{effP}$   |         | 1.5     |         | $\mu$ m     | 100x1.2 $\mu$ m |
| Width Encroachment           | $\Delta W_P$ |         | 0.7     |         | $\mu$ m     | Per side        |
| Punch Through Voltage        | $BVDSS_P$    | -18     | -21     |         | V           |                 |
| Poly Field Threshold Voltage | $VTF_{P(P)}$ | -18     | -20     |         | V           |                 |


| Diffusion & Thin Films        | Symbol             | Minimum | Typical | Maximum | Unit              | Comments   |
|-------------------------------|--------------------|---------|---------|---------|-------------------|------------|
| Well (field) Sheet Resistance | $\rho_{N-well(f)}$ | 1.4     | 1.8     | 2.2     | $K\Omega/\square$ | n-well     |
| N-well Junction Depth         | $X_{JNWELL}$       |         | 3.0     |         | $\mu$ m           |            |
| N+ Sheet Resistance           | $\rho_{N+}$        | 20      | 35      | 50      | $\Omega/\square$  |            |
| N+ Junction Depth             | $X_{JN+}$          |         | 0.6     |         | $\mu$ m           |            |
| P+ Sheet Resistance           | $\rho_{P+}$        | 50      | 75      | 100     | $\Omega/\square$  |            |
| P+ Junction Depth             | $X_{JP+}$          |         | 0.4     |         | $\mu$ m           |            |
| Gate Oxide Thickness (HV)     | $T_{GOX}$          |         | 48      |         | nm                |            |
| Field Oxide Thickness         | $T_{FIELD}$        |         | 1000    |         | nm                |            |
| Gate Poly Sheet Resistance    | $\rho_{POLY2}$     | 15      | 22      | 30      | $\Omega/\square$  |            |
| Bottom Poly Sheet Res.        | $\rho_{POLY1}$     | 20      | 25      | 30      | $\Omega/\square$  |            |
| Metal-1 Sheet Resistance      | $\rho_{M1}$        |         | 42      |         | $m\Omega/\square$ |            |
| Metal-2 Sheet Resistance      | $\rho_{M2}$        | 19      | 25      | 32      | $m\Omega/\square$ |            |
| Passivation Thickness         | $T_{PASS}$         |         | 200+900 |         | nm                | oxide+nit. |

| Capacitance        | Symbol     | Minimum | Typical | Maximum | Unit                     | Comments |
|--------------------|------------|---------|---------|---------|--------------------------|----------|
| Gate Oxide         | $C_{OX}$   |         | 0.719   |         | fF/ $\mu$ m <sup>2</sup> |          |
| Metal-1 to Poly-1  | $C_{M1P}$  |         | 0.046   |         | fF/ $\mu$ m <sup>2</sup> |          |
| Metal-1 to Silicon | $C_{M1S}$  |         | 0.028   |         | fF/ $\mu$ m <sup>2</sup> |          |
| Metal-2 to Metal-1 | $C_{MM}$   |         | 0.050   |         | fF/ $\mu$ m <sup>2</sup> |          |
| Poly-1 to Poly-2   | $C_{P1P2}$ | 0.69    | 0.86    | 1.03    | fF/ $\mu$ m <sup>2</sup> |          |

## Physical Characteristics

|                           |                      |                              |                   |
|---------------------------|----------------------|------------------------------|-------------------|
| Starting Material         | P <100>              | N+/P+ Width/Space            | 2.5 / 2.0 $\mu$ m |
| Starting Mat. Resistivity | 4 - 6.6 $\Omega$ -cm | N+ To P+ Space               | 9.0 $\mu$ m       |
| Operating Voltage         | 15V                  | Contact To Poly Space        | 1.5 $\mu$ m       |
| Well Type                 | N-well               | Contact Overlap Of Diffusion | 1.0 $\mu$ m       |
| Metal Layers              | 2                    | Contact Overlap Of Poly      | 1.0 $\mu$ m       |
| Poly Layers               | 2                    | Metal-1 Overlap Of Contact   | 1.0 $\mu$ m       |
| Contact Size              | 1.5x1.5 $\mu$ m      | Metal-1 Overlap Of Via       | 1.0 $\mu$ m       |
| Via Size                  | 1.5x1.5 $\mu$ m      | Metal-2 Overlap Of Via       | 1.0 $\mu$ m       |
| Metal-1 Width/Space       | 2.5 / 1.5 $\mu$ m    | Minimum Pad Opening          | 65x65 $\mu$ m     |
| Metal-2 Width/Space       | 2.5 / 1.5 $\mu$ m    | Minimum Pad-to-Pad Spacing   | 5.0 $\mu$ m       |
| Gate Poly Width/Space     | 1.5 / 2.0 $\mu$ m    | Minimum Pad Pitch            | 80.0 $\mu$ m      |

Special Feature of C1216 Process: 15 Volt operating n- and p-channel transistors are available along with 5 Volt CMOS 1.2  $\mu$ m devices.



Similar structures with offset source/drain for 15V devices

