

# $\begin{array}{c} \textbf{Process C1226} \\ \textbf{CMOS 1.2} \mu \, \textbf{m} \\ \textbf{100V CMOS, Double Metal - Double Poly} \end{array}$

#### **Electrical Characteristics**

T = 25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments	
N-Channel High Voltage Transistor							
Threshold Voltage	HVT <sub>N</sub>	0.70	0.90	1.10	V		
Punch Through Voltage	HVBVDSS <sub>N</sub>	120			V		
ON Resistance	HVPR <sub>0N</sub>	550	700	850	Ω	W/L = 147/5	
Operating Voltage			$V_{GS} = 5V$				
			$V_{DS} = 100V$				
N-Channel Low Voltage Transistor							
Threshold Voltage	VT <sub>N</sub>	0.30	0.45	0.65	V	100x1.5μm	
Body Factor	γν		0.475		V1/2	100x1.5μm	
Conduction Factor	β <sub>N</sub>	64	78	92	$\mu$ A/V <sup>2</sup>	100x100μm	
Effective Channel Length	Leff <sub>N</sub>		1.35		μm	100x1.5μm	
Width Encroachment	$\Delta W_N$		0.4		μm	Per side	
Punch Through Voltage	BVDSS <sub>N</sub>	5	12		V		
Poly Field Threshold Voltage	VTFP <sub>N</sub>	8	15		V		

	Symbol	Minimum	Typical	Maximum	Unit	Comments	
P-Channel High Voltage Transistor							
Threshold Voltage	HVT₽	-0.70	-0.90	-1.10	V		
Punch Through Voltage	HVBVDSS <sub>P</sub>	-120			V		
ON Resistance	HVPR <sub>0N</sub>	2000	2500	3000	Ω	W/L = 139/5	
Operating Voltage			$V_{GS} = 5V$				
			$V_{DS} = 100V$		V		
P-Channel Low Voltage Transistor							
Threshold Voltage	VT <sub>P</sub>	-0.65	-0.45	-0.30	V	100x1.5μm	
Body Factor	γР		0.6		V1/2	100x1.5μm	
Conduction Factor	βР	20	25	30	$\mu$ A/V <sup>2</sup>	100x100μm	
Effective Channel Length	Leff <sub>P</sub>		1.5		μm	100x1.5μm	
Width Encroachment	$\Delta W_{P}$		0.4		μm	Per side	
Punch Through Voltage	BVDSS₽	-5	-12	_	V		
Poly Field Threshold Voltage	VTF <sub>P(P)</sub>	-8	-12		V		

© Daily Silver IMP 69

### **Process C1226**

# **Physical Characteristics**

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material p<100>						
Well (field) Sheet Resistance	$\rho_{\text{N-well(f)}}$	1.0	1.7	2.4	ΚΩ/□	n-well
N+ Sheet Resistance	$\rho_{N+}$	20	35	50	$\Omega/\square$	
N+ Junction Depth	X <sub>jN+</sub>		0.3		μm	
P+ Sheet Resistance	ρ <sub>P+</sub>	60	110	150	$\Omega/\Box$	
P+ Junction Depth	X <sub>jP+</sub>		0.3		μm	
High-Voltage Gate Oxide Th	HT <sub>GOX</sub>		24		nm	
Gate Oxide Thickness	T <sub>GOX</sub>		24		nm	
Interpoly Oxide	IPox	33.6	42.0	50.4	nm	
Gate Poly Sheet Resistance	ρ <sub>POLY1</sub>		30.0		$\Omega/\square$	
Metal-1 Sheet Resistance	$\rho_{M1}$		45		mΩ/□	
Metal-2 Sheet Resistance	$\rho_{M2}$		29		mΩ/□	
Passivation Thickness	T <sub>PASS</sub>		200+900		nm	oxide+nit.

#### **High Voltage Section Rules**

## **Layout Rules**

ingii romage economi manee			
Min Channel Width	4.0μm Diffusion Overlap of Contact		1.0µm
Min Spacing, Active Region, 5V	2.0μm	Poly Overlap of Contact	1.0μm
Poly1 Width/Space	1.5/2.0μm	Contact to Poly Space	1.5µm
Poly2 Width/Space	3.0/2.0μm	Metal-1 Overlap of Contact	1.0μm
Contact Width/Space	1.5/1.5μm	Minimum Pad Opening	65x65μm
Via Width/Space	1.5/1.5μm	Minimum Pad to Pad Spacing	5.0μm
Metal-1 Width/Space	2.5/1.5μm	Minimum Pad Pitch	80μm
Metal-2 Width/Space	2.5/1.5μm		

70 C1226