

Process C1227 HV BiCMOS 1.2μm 30V Double Metal - Double Poly

Electrical Characteristics

T=25°C Unless otherwise noted

	Symbol	Minimum	Typical	Maximum	Unit	Comments	
N-Channel High Voltage Transistor							
Threshold Voltage	HVT _N	0.7	0.9	1.1	V		
Punch Through Voltage	HVBVDSS₽	36			V		
ON Resistance	HVPR _{0N}		1.4		mΩ-	@V _{GS} = 5V	
					cm ²	$V_{DS} = 0.1V$	
Operating Voltage			$V_{GS} = 5V$		V		
			$V_{DS} = 30V$				
N-Channel Low Voltage Trai	nsistor						
Threshold Voltage	VT _N	0.4	0.6	0.8	V	100x1.4μm	
Body Factor	γN	0.50	0.65	0.80	V1/2	100x1.4μm	
Conduction Factor	βN	64.0	75.0	86.0	μA/V ²	100x100μm	
Effective Channel Length	Leff _N	1.20	1.35	1.50	μm	100x1.4μm	
Width Encroachment	ΔW_N		0.45		μm	Per side	
Punch Through Voltage	BVDSS _N	8			V		
Poly Field Threshold Voltage	VTFP _N	10	18		V		

	Symbol	Minimum	Typical	Maximum	Unit	Comments	
P-Channel High Voltage Transistor							
Threshold Voltage	HVT₽	-0.7	-0.9	-1.1	V		
Punch Through Voltage	HVBVDSS _P	-36			V		
ON Resistance	HVPR _{0N}		11.0		mΩ-	$@V_{GS} = -5V$	
					cm ²	$@V_{DS} = -0.1V$	
P-Channel Low Voltage Transistor							
Threshold Voltage	VT _P	-0.8	-0.6	-0.4	V	100x1.4μm	
Body Factor	γP	0.35	0.50	0.65	V1/2	100x1.4μm	
Conduction Factor	βР	20.0	25.0	30.0	μ A/V ²	100x100μm	
Effective Channel Length	Leff _P	1.35	1.50	1.65	μm	100x1.4μm	
Width Encroachment	ΔW_P		0.40		μm	Per side	
Punch Through Voltage	BVDSS₽	-8			V		
Poly Field Threshold Voltage	VTF _{P(P)}	-10	-18		V		

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	Cox	1.338	1.439	1.569	fF/μm²	
Metal-1 to Poly1	C _{M1P}	0.040	0.046	0.052	fF/μm²	
Metal-2 to Metal-1	Смм	0.043	0.050	0.057	fF/μm²	

Vertical NPN Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Beta	h _{FE}	50	140	240		4.5x4.5μm
Early Voltage	VA		34		V	
Cut-Off Frequency	f_{τ}		1.89		GHz	

© Daily Silver IMP

Process C1227

Physical Characteristics

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Starting Material p<100>						
Well(field)Sheet Resistance	$\rho_{N-well(f)}$	1.5	2.1	2.7	ΚΩ/□	n-well
N+ Sheet Resistance	ρ_{N+}	20.0	35.0	50.0	Ω/\Box	
N+ Junction Depth	X _{jN+}		0.4		μm	
P+ Sheet Resistance	ρ_{P+}	50.0	75.0	100.0	Ω/\Box	
P+ Junction Depth	X _{jP+}		0.4		μm	
Base Resistance	RSHB_RB	1.33	1.66	2.00	KΩ/sq	
High-Voltage Gate Oxide	HT_{GOX}		22		nm	
Gate Oxide Thickness	T_{GOX}		22		nm	
Interpoly Oxide Thickness	IPox	33.6	42	50.4	nm	
Gate Poly Sheet Resistance	ρ_{POLY1}	15.0	22.0	30.0	Ω/□	
Poly2 Resistivity	RSH_PL P	1.5	2	2.5	kΩ/□	
Metal-1 Sheet Resistance	$ ho_{M1}$	35.0	45.0	65.0	mΩ/□	
Metal-2 Sheet Resistance	ρ_{M2}	19.0	25.0	35.0	mΩ/□	
Passivation Thickness	T _{PASS}		200+900		nm	oxide+nitride

Layout Rules

Min Channel Width	4.0μm	Diffusion Overlap of Contact	1.0µm
Min Spacing, Active Region, 5V	2.0μm	Poly Overlap of Contact	1.0μm
Poly1 Width/Space	1.4/2.0μm	Metal-1 Overlap of Contact	1.5µm
Poly2 Width/Space	3.0/2.0μm	Contact to Poly Space	1.5μm
Contact Width/Space	1.4x1.4μm	Minimum Pad Opening	65x65μm
Via Width/Space	1.4/1.6μm	Metal-1 Overlap of Via	1.0μm
Metal-1 Width/Space	2.6/1.6μm	Metal-2 Overlap of Via	1.0μm
Metal-2 Width/Space	2.6/1.6μm	Minimum Pad Opening	65x65μm
Gate Poly Width/Space	1.5/2.0μm	Minimum Pad to Pad Spacing	5.0μm
N+/P+ Width/Space	2.5/2.0μm	Minimum Pad Pitch	80μm

72