

# Process C1601

## CMOS 1.6 $\mu$ m

### Analog Mixed Mode

## Electrical Characteristics

T=25°C Unless otherwise noted

N-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	$V_{T_N}$	0.47	0.67	0.87	V	25x1.6 $\mu$ m
Body Factor	$\gamma_N$	0.6	0.75	0.90	$V^{1/2}$	25x1.6 $\mu$ m
Conduction Factor	$\beta_N$	33	39	45	$\mu A/V^2$	25x25 $\mu$ m
Effective Channel Length	$L_{eff_N}$	1.0	1.3	1.6	$\mu$ m	25x1.6 $\mu$ m
Width Encroachment	$\Delta W_N$		0.0		$\mu$ m	Per side
Punch Through Voltage	$BVDSS_N$	8			V	
Poly Field Threshold Voltage	$VTF_{P(N)}$	8			V	

P-Channel Transistor	Symbol	Minimum	Typical	Maximum	Unit	Comments
Threshold Voltage	$V_{T_P}$	-1.1	-0.9	-0.7	V	25x1.6 $\mu$ m
Body Factor	$\gamma_P$	0.27	0.42	0.57	$V^{1/2}$	25x1.6 $\mu$ m
Conduction Factor	$\beta_P$	10.0	12.5	15.0	$\mu A/V^2$	25x25 $\mu$ m
Effective Channel Length	$L_{eff_P}$	1.12	1.42	1.72	$\mu$ m	25x1.6 $\mu$ m
Width Encroachment	$\Delta W_P$		0.0		$\mu$ m	Per side
Punch Through Voltage	$BVDSS_P$	-8			V	
Poly Field Threshold Voltage	$VTF_{P(P)}$	-8			V	

Diffusion & Thin Films	Symbol	Minimum	Typical	Maximum	Unit	Comments
Well (field) Sheet Resistance	$\rho_{N-well(f)}$	1.6	2.0	2.4	$K\Omega/\square$	n-well
N+ Sheet Resistance	$\rho_{N+}$	25	35	45	$\Omega/\square$	
N+ Junction Depth	$X_{jN+}$		0.35		$\mu$ m	
P+ Sheet Resistance	$\rho_{P+}$	74	94	114	$\Omega/\square$	
P+ Junction Depth	$X_{jP+}$		0.35		$\mu$ m	
Gate Oxide Thickness	$T_{GOX}$	225	250	275	nm	
Field Oxide Thickness	$T_{FIELD}$	550	650	750	nm	
Gate Poly Sheet Resistance	$\rho_{POLY1}$	15	22	30	$\Omega/\square$	
Bottom Poly Sheet Res.	$\rho_{POLY2}$	29	37	45	$\Omega/\square$	
Metal-1 Sheet Resistance	$\rho_{M1}$		50		$m\Omega/\square$	
Metal-2 Sheet Resistance	$\rho_{M2}$		30		$m\Omega/\square$	
Passivation Thickness	$T_{PASS}$		200+900		nm	oxide+nit.

Capacitance	Symbol	Minimum	Typical	Maximum	Unit	Comments
Gate Oxide	$C_{OX}$	1.23	1.38	1.53	fF/ $\mu$ m <sup>2</sup>	
Metal-1 to Poly-1	$C_{M1P}$		0.046		fF/ $\mu$ m <sup>2</sup>	
Metal-2 to Metal-1	$C_{MM}$	0.033	0.037	0.041	fF/ $\mu$ m <sup>2</sup>	
Metal-1 to Silicon	$C_{M1S}$	0.026	0.030	0.034	fF/ $\mu$ m <sup>2</sup>	
Poly-1 to Poly-2	$C_{P1P2}$	0.43	0.53	0.63	fF/ $\mu$ m <sup>2</sup>	

## Physical Characteristics

Starting Material	P <100>	N+/P+ Width/Space	1.6 / 3.2 $\mu$ m
Starting Mat. Resistivity	15 - 25 $\Omega$ -cm	N+ To P+ Space	8.0 $\mu$ m
Typ. Operating Voltage	5V	Contact To Poly Space	1.5 $\mu$ m
Well Type	N-well	Contact Overlap Of Diffusion	0.8 $\mu$ m
Metal Layers	2	Contact Overlap Of Poly	0.8 $\mu$ m
Poly Layers	2	Metal-1 Overlap Of Contact	1.0 $\mu$ m
Contact Size	1.5x1.5 $\mu$ m	Metal-1 Overlap Of Via	1.0 $\mu$ m
Via Size	1.5x1.5 $\mu$ m	Metal-2 Overlap Of Via	1.2 $\mu$ m
Metal-1 Width/Space	2.0 / 2.0 $\mu$ m	Minimum Pad Opening	65x65 $\mu$ m
Metal-2 Width/Space	3.2 / 2.3 $\mu$ m	Minimum Pad-to-Pad Spacing	5.0 $\mu$ m
Gate Poly Width/Space	1.6 / 1.7 $\mu$ m	Minimum Pad Pitch	80.0 $\mu$ m

Special Feature of C1601 Process: 2.0  $\mu$ m Analog process with n- and p-channel transistors in CMOS 1.5  $\mu$ m technology.